

RESEARCH ARTICLE | JUNE 15 2026

# Origin of threshold voltage instability in vertical GaN trench MOSFETs characterized by charge pumping

Special Collection: [Frontiers in Nitride Semiconductors Research](#)

Haowen Luo ; Renqiang Zhu ; Xuancong Fan ; Wen Yang ; Kei May Lau  ; Huaxing Jiang  

 Check for updates

*Appl. Phys. Lett.* 128, 243502 (2026)

<https://doi.org/10.1063/5.0331928>



## Articles You May Be Interested In

Radiofrequency performance of hydrogenated diamond MOSFETs with alumina

*Appl. Phys. Lett.* (February 2019)

Maskless regrowth of GaN for trench devices by MOCVD

*Appl. Phys. Lett.* (December 2017)

Hydrogen-terminated diamond vertical-type metal oxide semiconductor field-effect transistors with a trench gate

*Appl. Phys. Lett.* (July 2016)

## AIP Advances

Why Publish With Us?



**21DAYS**  
average time  
to 1st decision




**OVER 4 MILLION**  
views in the last year



**INCLUSIVE**  
scope

[Learn More](#)



# Origin of threshold voltage instability in vertical GaN trench MOSFETs characterized by charge pumping

Cite as: Appl. Phys. Lett. **128**, 243502 (2026); doi: [10.1063/5.0331928](https://doi.org/10.1063/5.0331928)

Submitted: 28 February 2026 · Accepted: 21 May 2026 ·

Published Online: 15 June 2026



View Online



Export Citation



CrossMark

Haowen Luo,<sup>1,2</sup> Renqiang Zhu,<sup>2</sup> Xuancong Fan,<sup>1,3</sup> Wen Yang,<sup>1</sup> Kei May Lau,<sup>2,a)</sup> and Huaxing Jiang<sup>1,a)</sup>

## AFFILIATIONS

<sup>1</sup>School of Integrated Circuits, South China University of Technology, Guangzhou 511442, China

<sup>2</sup>Division of Emerging Interdisciplinary Areas (EMIA), The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong SAR, China

<sup>3</sup>Department of Electronic and Computer Engineering (ECE), The Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong SAR, China

**Note:** This paper is part of the Special Topic on Frontiers in Nitride Semiconductors Research.

**a)** Authors to whom correspondence should be addressed: [eeekmlau@ust.hk](mailto:eeekmlau@ust.hk) and [hxjiang@scut.edu.cn](mailto:hxjiang@scut.edu.cn)

## ABSTRACT

We systematically investigate threshold voltage ( $V_{th}$ ) instability in vertical GaN trench MOSFETs on sapphire using a charge pumping (CP) method combined with pulsed gate measurements. A negative  $V_{th}$  shift and reduced hysteresis are observed when switching the gate bias from DC to pulsed mode with a negative quiescent gate bias; this behavior is attributed directly to oxide trapping in the gate stack. Using the CP technique, we quantitatively extract the trap density, energy levels, and depth profiles of both border oxide traps and interface states in the  $Al_2O_3/p$ -GaN sidewall gate stack. An integrated border trap density of  $7.28 \times 10^{12} \text{ cm}^{-2}$  is deduced, and amorphous Ga–O–Al bonds formed during atomic layer deposition are identified as the potential physical origin of the  $V_{th}$  shift and hysteresis ( $\Delta V_{th}$ ). Our analysis demonstrates that the CP approach goes beyond offering valuable insights into interface properties; it provides a powerful, quantitative diagnostic tool to directly guide the optimization of gate dielectrics in next-generation reliable vertical GaN trench MOSFETs for power applications.

Published under an exclusive license by AIP Publishing. <https://doi.org/10.1063/5.0331928>

Gallium nitride (GaN) is widely regarded as a key enabler for next-generation high-power electronics.<sup>1</sup> While lateral GaN high electron mobility transistors (HEMTs) have achieved widespread commercial adoption, vertical GaN trench MOSFETs continue to attract considerable research interest due to their potential for superior power handling and area-effective scaling.<sup>2</sup> By achieving higher breakdown voltage via a thicker drift layer, alongside avalanche ruggedness and inherent normally off operation, they are highly suitable for fail-safe high-power applications. However, the commercial viability of these vertical architectures remains bottlenecked by threshold voltage ( $V_{th}$ ) instability.<sup>3</sup> This instability is generally attributed to the traps located at the dielectric/GaN interface (interface traps), near the dielectric border (border traps), and inside the dielectric bulk (bulk traps).<sup>4</sup>

Despite extensive research on  $V_{th}$  instability in MOS capacitors,<sup>4–6</sup> planar MOSFETs,<sup>7,8</sup> and trench devices,<sup>9–12</sup> few studies provide methods to quantitatively distinguish between these trap types. Established capacitance-based methods, such as conductance

method<sup>13</sup> and deep-level transient spectroscopy (DLTS),<sup>14</sup> are difficult to apply due to the complex geometry and parasitic elements of the trench MOS gate structure.

To bypass these geometric limitations, we apply the charge pumping (CP) method to the gate dielectric/p-GaN system.<sup>15</sup> Unlike conductance and DLTS, which rely on capacitance, CP analyzes the recombination current generated directly from the p-GaN body,<sup>15,16</sup> enabling the independent extraction of energy distributions and depth profiles<sup>15,17,18</sup> for both interface and oxide traps. In this Letter, we present the first application of CP to characterize trap states in vertical GaN trench MOSFETs. By correlating CP measurements with  $V_{th}$  instability under a negative quiescent gate bias ( $V_{GSQ}$ ) in pulsed mode, we systematically isolate the depth distributions of the oxide traps. Our profiling links the physical origin of these defects to amorphous Ga–O–Al bonds formed during oxygen-based gate dielectric deposition.

The quasi-vertical GaN trench MOSFETs in this work were grown on a sapphire substrate by metal-organic chemical vapor deposition (MOCVD). As shown in Fig. 1, the epitaxial structure consists of a 1- $\mu\text{m}$  i-GaN buffer layer, a 1- $\mu\text{m}$   $\text{n}^+$ -GaN layer (Si:  $5 \times 10^{18} \text{ cm}^{-3}$ ), a 2.5- $\mu\text{m}$   $\text{n}^-$ -GaN layer (Si:  $5 \times 10^{16} \text{ cm}^{-3}$ ), a 400-nm p-GaN layer (Mg:  $1.2 \times 10^{19} \text{ cm}^{-3}$ ), a 180-nm  $\text{n}^+$ -GaN layer (Si:  $5 \times 10^{18} \text{ cm}^{-3}$ ), and a 20-nm  $\text{n}^{++}$ -GaN layer (Si:  $1 \times 10^{19} \text{ cm}^{-3}$ ). The gate stack comprises a 50-nm  $\text{Al}_2\text{O}_3$  gate dielectric deposited at 300  $^\circ\text{C}$  by atomic layer deposition (ALD) and a sputtered Ti/Al gate metal stack. The devices under test (DUTs) feature a rectangular trench with a length of 4  $\mu\text{m}$  and a width of 100  $\mu\text{m}$ . More detailed fabrication steps are described in our previous work.<sup>19</sup> To facilitate CP measurements, DUTs with separated source and body electrode terminals were also fabricated on the same wafer.

Figure 2 compares the threshold voltage and hysteresis characteristics extracted from DC and pulsed gate measurements. The transfer characteristics were acquired at a drain bias ( $V_{\text{DS}}$ ) of 0.5 V, with  $V_{\text{th}}$  extracted at a drain current density ( $I_{\text{DS}}$ ) of 1 A/cm<sup>2</sup>, and  $\Delta V_{\text{th}}$  defined as the voltage shift between the reverse and forward sweeps. Under DC double-sweep conditions [Fig. 2(a)], the device exhibits a  $V_{\text{th}}$  of 4.7 V and a pronounced  $\Delta V_{\text{th}}$  of 1 V. In contrast, pulsed gate operation ( $V_{\text{GSQ}} = -5$  V, pulse width/period = 2 ms/500 ms) yields a lower  $V_{\text{th}}$  of 2.68 V and negligible hysteresis. During pulsed double-sweep measurements ( $V_{\text{GS}}$  range: 0–15 V),  $V_{\text{th}}$  exhibits a continuous negative shift as  $V_{\text{GSQ}}$  decreases [Fig. 2(b)] and a positive shift as the gate pulse width extends [Fig. 2(c)]. The measured  $\Delta V_{\text{th}}$  stabilizes at 0.3 V for  $V_{\text{GSQ}}$  values between 0 V and -6 V, shifting to -0.2 V at a  $V_{\text{GSQ}}$  of -10 V. Concurrently,  $\Delta V_{\text{th}}$  is maintained at 0.25 V across gate pulse widths ranging from 2 to 400 ms at a fixed  $V_{\text{GSQ}} = -5$  V. Figure 2(d) illustrates the temperature dependence of  $V_{\text{th}}$  and  $\Delta V_{\text{th}}$  under pulsed operation. Across the 25–150  $^\circ\text{C}$  thermal range,  $V_{\text{th}}$  decreases monotonically, whereas  $\Delta V_{\text{th}}$  exhibits a non-monotonic trend, turning over after an initial increase.

To qualitatively explain the above observed  $V_{\text{th}}$  and  $\Delta V_{\text{th}}$  behaviors, energy band diagrams of the MOS gate stack with the charging dynamics under positive and negative gate biases are illustrated in Fig. 3. We distinguish the traps inside the  $\text{Al}_2\text{O}_3/\text{GaN}$  MOS gate stack into three types based on the trap location of depth with respect to the




FIG. 1. 3D cross-sectional schematic of quasi-vertical GaN trench MOSFETs on sapphire.




FIG. 2. (a) Comparison of transfer characteristics between pulsed and DC modes.  $V_{\text{th}}$  and  $\Delta V_{\text{th}}$  (b) under different  $V_{\text{GSQ}}$  values with a pulse width/period of 2 ms/500 ms, (c) under different pulse widths with a fixed pulse width/period of 2 ms/500 ms, and (d) at varied temperatures under pulsed operation.

GaN channel surface, namely interface traps, border traps, and bulk traps.<sup>4</sup> Interface traps are located in closest proximity to the GaN; they exhibit relatively shorter emission periods and are usually attributed to dangling bonds and structural defects. The other two categories—border traps and bulk traps, unified as oxide traps in the following—are oxide related defects located farther from the GaN interface. These traps generally possess longer emission times and are often attributed to the Ga–O–Al bonds formed during oxygen-based atomic layer deposition of  $\text{Al}_2\text{O}_3$ .<sup>4</sup>

Under positive gate bias, electrons at the inverted GaN surface are injected into the interface and oxide traps [Fig. 3(a)], leading to a net increase in negative charges in the gate stack, thus a positive  $V_{\text{th}}$  shift. As the number of net trapped electrons increases with positive gate stress time, the large  $\Delta V_{\text{th}}$  observed in the double DC sweep [Fig. 2(a)] and the  $V_{\text{th}}$  increasing with gate pulse width [Fig. 2(c)] can




FIG. 3. Energy band diagrams of the MOS gate stack illustrating (a) the electron injection/trapping under positive gate biases and (b) electron emission and hole injection/trapping under negative gate biases. The  $\text{GaO}_x$  reflects Ga–O bonds of the GaN native oxide and Ga–O–Al bonds of the amorphous  $\text{Al}_2\text{O}_3$  at the beginning of atomic layer deposition.

be easily understood. While during the negative quiescent gate bias stage of pulsed measurements, the reversed electric field in the MOS stack facilitates the emission of electrons initially captured by either oxide traps or interface states, as well as the injection of holes from the p-GaN body [Fig. 3(b)], resulting in a net reduction of negative charges in the gate stack and a potential net increase in positive charges. Both factors explain the negative shift of  $V_{th}$  in Fig. 2(a). As the decrease in  $V_{GSQ}$  increases the electric field strength in the gate, the number of net positive charges increases due to enhanced electron emission or hole injection, leading to a continuous negative shift of  $V_{th}$  shown in Fig. 2(b). With proper setting of  $V_{GSQ}$ , pulse width, and period in the pulsed operation, the dynamic charge trapping in the gate stack can be suppressed effectively, evidenced by the minimal  $\Delta V_{th}$  in Fig. 2(a). Under this operation condition, the observed negative  $V_{th}$  shift with elevated temperature in Fig. 2(d) is mainly attributed to the increased intrinsic carrier concentration.<sup>20</sup> It can also be inferred that the dynamic charging in pulsed operation with a negative  $V_{GSQ}$  is the overall result of competition between electron trapping during the positive bias phase and the electron de-trapping, as well as hole trapping during the negative phase. When  $V_{GSQ}$  is  $\geq -6$  V, interface trap-density-limited electron trapping dominates the net increase in negative charges in the gate stack, resulting in a similar  $\Delta V_{th}$  observed in Figs. 2(b) and 2(c). When the  $V_{GSQ}$  is  $< -6$  V, hole injection starts to play an important role, which results in a net increase in positive charges in the gate stack. Consequently, the  $\Delta V_{th}$  transitions from  $+0.3$  V to  $-0.2$  V as  $V_{GSQ}$  decreases from  $-6$  to  $-10$  V. The non-monotonic trend of  $\Delta V_{th}$  at varied temperature can also be explained as the competition of electron trapping and emission: (i) for temperature below  $100^\circ\text{C}$ , the increased thermal energy enhances the injection of electrons from the channel into the interface and oxide traps, but insufficient to release the electrons out of the traps, leading to aggravated  $\Delta V_{th}$ ; (ii) as temperature rises above  $100^\circ\text{C}$ , the thermally activated de-trapping process becomes dominant, thus reducing the  $\Delta V_{th}$ .

To quantitatively characterize oxide and interface traps and analyze their impact on the  $V_{th}$  instability, we employed the charge pumping method. Measurements were performed using a Keithley 4200A-SCS Parameter Analyzer equipped with a 4225-PMU Ultra-Fast I-V Module. During the CP measurements, a repetitive pulse was applied to the gate, while the source and drain were grounded; the body terminal was connected to a source measurement unit (SMU) to detect the CP current ( $I_{CP}$ ). The experimental setup is illustrated in Fig. 4(a). The device features separated source and body electrode terminals, with a gate trench dimension of  $4 \times 100 \mu\text{m}^2$ . For trap density extraction, the effective channel length is calculated using the 400-nm p-GaN thickness, accounting for the double sidewall MOS channels. We employed a constant base-level trapezoidal pulse with a 50% duty cycle, as shown in Fig. 4(b). In this waveform,  $V_{GL}$  and  $V_{GH}$  represent the low and high voltage levels, respectively,  $V_A$  denotes the pulse amplitude ( $V_{GH} - V_{GL}$ ), and  $t_r$  and  $t_f$  correspond to the rise and fall times. When the gate is pulsed into inversion, electrons are captured by both interface and oxide traps within the gate stack. As the gate pulse is driving the p-GaN sidewall surface transitioning from inversion to accumulation, these trapped electrons recombine with holes, thereby contributing to the CP current.<sup>15</sup>

Figure 5 displays  $I_{CP}$  values under varied constant base-level pulsing. The black square curve represents the results measured in

constant low-base-level mode with  $V_{GL}$  fixed at  $-10$  V and  $V_{GH}$  swept from  $-10$  to  $15$  V. The red circle curve represents the results measured in constant high-base-level mode with  $V_{GH}$  fixed at  $15$  V and  $V_{GL}$  swept from  $15$  V to  $-10$  V. Both curves were measured at  $10$  kHz with pulse rise ( $t_r$ ) and fall ( $t_f$ ) times set to  $5 \mu\text{s}$ . Geometric components in the  $I_{CP}$  are negligible, as the device has a large W/L ratio of  $500$ .<sup>21</sup> According to Eq. (1), where  $q$  is the elementary charge,  $f$  is the frequency,  $A_{eff}$  is the effective channel area (p-GaN thickness times gate width with double side MOS channel, i.e.,  $2 \times 0.4 \times 100 \mu\text{m}^2$ ), and  $N_{CP}$  is the trap density,

$$I_{CP}^{max} = qfA_{eff}N_{CP}, \quad (1)$$

$N_{CP}$  is calculated to be  $8.5 \times 10^{10} \text{ cm}^{-2}$  from the constant low-base-level mode. From Fig. 5, we extract the  $V_{FB}^{CP}$  to be around  $-5$  V and the  $V_{TH}^{CP}$  to be around  $5$  V. The  $V_{FB}^{CP}$  and  $V_{TH}^{CP}$  are related to the local carrier concentration ensuring steady-state capture (or emission) during the pulse phases, and also reflect the flatband voltage for channel accumulation and threshold voltage for channel inversion, respectively.<sup>18</sup>

Figure 6(a) shows the extracted  $N_{CP}$  from the frequency-dependent  $I_{CP}$ . Measurements were performed with a pulse rise/fall time of  $5 \mu\text{s}$ ,  $V_{GL}$  of  $-10$  V, and  $V_{GH}$  of  $15$  V, while the frequency was swept from  $50$  kHz down to  $5$  Hz. As observed in Fig. 6(a), the trap density increases as the frequency decreases, eventually saturating between  $5$  and  $20$  Hz. The interface state density extracted at  $50$  kHz is approximately  $2 \times 10^{10} \text{ cm}^{-2}$ , whereas the trap density in the saturation regime ( $5$ – $20$  Hz) reaches around  $2 \times 10^{13} \text{ cm}^{-2}$ . This behavior is attributed to the increased contribution of deep-level traps at lower frequencies. Specifically, oxide traps become active around  $10$  Hz, leading to a significant rise in extracted trap density.<sup>22</sup>

The depth profile of these traps [ $N_{ot}(x_m)$ ] can be derived from the frequency-dependent CP measurements using the following equation:<sup>17</sup>

$$N_{ot}(x_m) = -\frac{1}{q\lambda_n A_{eff} \Delta E_t} \frac{dQ_{CP}}{\ln(f)}, \quad (2)$$

where  $\lambda_n$  is the tunneling attenuation coefficient, taken as  $0.1 \text{ nm}$ ;<sup>23</sup>  $\Delta E_t$  represents the energy range scanned by the electrons, determined by the rise and fall times ( $5 \mu\text{s}$ ) of the trapezoidal pulse, corresponding to an energy range of  $\Delta E_t = 2.68 \text{ eV}$  in this measurement;<sup>18</sup> and  $Q_{CP}$  is pumped charges per cycle, obtained from  $Q_{CP} = I_{CP}/f$ . To obtain the trap depth,  $x_m$  is derived using<sup>17</sup>

$$x_m = \lambda_n \ln\left(\frac{1}{2f} \sigma_n v_{th} n\right), \quad (3)$$

where  $\sigma_n$  is the capture cross section, assumed to be  $10^{-15} \text{ cm}^2$  in this test,<sup>24,25</sup> and  $n$  is the carrier density, defined as the effective acceptor concentration of  $2 \times 10^{18} \text{ cm}^{-3}$  extracted from the body bias effect.<sup>26</sup>

Figure 6(b) displays the depth profile of oxide traps in the  $\text{Al}_2\text{O}_3/\text{GaN}$  gate stack, extracted from the frequency-dependent CP current using Eqs. (2) and (3). The trap density  $N_{ot}$  initially increases and then decreases with the increase in depth, a trend similar to that observed in Si MOSFETs.<sup>27</sup> This profile reflects the coexistence of interface states and oxide traps. A relatively low interface state density is observed near the GaN surface; at a depth of  $1.3 \text{ nm}$ ,  $N_{ot}$  is  $8.8 \times 10^{17} \text{ cm}^{-3}$




FIG. 4. (a) Experimental setup and (b) schematic sketch of the constant high-base-level gate pulses (top) and constant low-base-level gate pulses (bottom) of charge pumping measurements.




FIG. 5. CP currents for constant low-base-level gate pulses (black squares) and constant high-base-level gate pulses (red circles).

(corresponding to an areal density of  $\sim 8.8 \times 10^{10} \text{ cm}^{-2}$ ). This low interface state density is attributed to the TMAH and piranha surface treatment, which effectively removes dry-etching-induced damage in the gate trench.<sup>19,28</sup> The initial increase in  $N_{\text{ot}}$  occurs because, during the early stages of ALD, the oxidant precursor may react with the GaN surface to form amorphous Ga-O-Al bonds.<sup>29</sup> This amorphous structure may act as oxide traps, causing the  $V_{\text{th}}$  shift. As the ALD process proceeds, the formation of Ga-O-Al bonds diminishes and high-quality  $\text{Al}_2\text{O}_3$  is deposited, resulting in a decrease in  $N_{\text{ot}}$ . By integrating  $N_{\text{ot}}$  over the measured depth, we derive a total border trap density to

be around  $7.28 \times 10^{12} \text{ cm}^{-2}$ , which is consistent with the value extracted from the frequency-dependent CP measurement. The oxide trapped electron state density associated with  $V_{\text{th}}$  shift in negative quiescent gate bias on pulse mode [Fig. 2(b)] can also be described as<sup>4</sup>

$$Q_{\text{ot}} = \frac{C_{\text{ox}}(V_{\text{th}}(\text{DC, reverse-sweep}) - V_{\text{th}}(\text{pulse, } V_{\text{GSQ}} = -5 \text{ V}))}{qA}, \quad (4)$$

where  $Q_{\text{ot}}$  represents the trapped electron state density,  $C_{\text{ox}}$  is the accumulation capacitance, and  $V_{\text{th}}$  (DC, reverse-sweep) and  $V_{\text{th}}$  (pulse,  $V_{\text{GSQ}} = -5 \text{ V}$ ) are the  $V_{\text{th}}$  extracted from the reverse sweep under DC modes (5.7 V) and from the pulse mode with a  $-5 \text{ V } V_{\text{GSQ}}$  (2.68 V), respectively [Fig. 2(a)]. This  $V_{\text{th}}$  difference was employed to quantify the overall trap density within the gate stack. This condition was selected because it represents the most severe electron trapping regime. Under DC reverse-sweep conditions, electron trapping is the dominant mechanism, leading to a maximum positive shift in the  $V_{\text{th}}$ . In contrast, under pulse modes with  $V_{\text{GSQ}} = -5 \text{ V}$ , electron emission becomes dominant. As  $V_{\text{GSQ}}$  is lower than  $-5 \text{ V}$ , hole injection may be triggered, thereby compromising the accuracy of the trap density characterization. From this  $V_{\text{th}}$  shift, an oxide trap state density  $Q_{\text{ot}}$  of  $2.09 \times 10^{12} \text{ cm}^{-2}$  is extracted, which is approximately the same order of magnitude as that extracted by the frequency-dependent CP test of  $7.28 \times 10^{12} \text{ cm}^{-2}$ .

To extract the energy distribution of interface and border traps, we performed pulse fall-time-dependent CP measurements. Figure 7 shows the accessible energy range for GaN as a function of pulse fall time ( $t_f$ ) and pulse rise time ( $t_r$ ).<sup>30,31</sup> As  $t_f$  increases (with  $t_r$  fixed), the scanned energy range narrows, reducing the number of detected





FIG. 6. (a) Interface states extracted from  $I_{\text{CP}}$  at different frequencies. (b) Depth profile of oxide traps in the  $\text{Al}_2\text{O}_3/\text{GaN}$  MOS stack extracted from frequency-dependent CP current.



**FIG. 7.** Scannable energy level range for GaN as a function of the pulse fall time ( $t_f$ ) and pulse rise time ( $t_r$ ). Conduction band and valence band edges are shown as solid lines. Dashed lines represent scannable energy level edges of the hole traps and electron traps. The energy difference  $|E_{t,e}(t_f) - E_{t,h}(t_r)|$  corresponds to the scanning energy range  $\Delta E_t$ .  $E_{t,e}(t_f)/E_{t,h}(t_r)$  defines the upper/lower limits of the measurable electron/hole trap energy levels with this  $t_r/t_f$ .

electron traps. By using a gate frequency below 100 Hz, we can determine the energy distribution of oxide traps, whereas higher gate frequencies allow for the characterization of interface traps.<sup>15</sup> Figure 8(a) plots the  $I_{CP}$  vs  $t_f$  from 25 to 175 °C at 1 kHz, and from 25 to 75 °C at 10 Hz, while Fig. 8(b) presents the corresponding extracted energy distributions. At 1 kHz between 25 and 175 °C, a broad interface state distribution is observed, with extracted energy levels spanning from 0.27 to 0.68 eV. The interface state density ( $D_{it}$ ) rises from  $\sim 1 \times 10^{12}$  to  $6 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , eventually stabilizing at  $\sim 6 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$  at 175 °C. At 10 Hz, the border trap density is  $\sim 10^{14} \text{ cm}^{-2} \text{ eV}^{-1}$  and exhibits a decreasing trend with increasing temperature. For these border traps, at higher temperatures, carriers gain greater thermal energy and can occupy trap states located further into the gate dielectric. This spatial depth makes them less likely to return to the interface during the falling edge of the gate pulse, thus resulting in a decreased fall-time-dependent  $I_{CP}$  and  $D_{it}$  at elevated temperatures.<sup>32</sup>


For a more comprehensive trap characterization,  $D_{it}$  was additionally extracted via the temperature-dependent conductance method (Fig. 9). The device utilized for this characterization is a

circular trench MOSFET with a diameter of 100  $\mu\text{m}$  and a trench width of 4  $\mu\text{m}$ . Figures 9(a) and 9(b) show the parallel conductance ( $G_p/\omega$ ) vs radial frequency ( $\omega$ ) for selected gate voltages near the threshold voltage at 25 and 175 °C, respectively. Figure 9(c) compares the  $D_{it}$  extracted via the conductance method with that obtained from the CP method. From the conductance method, an energy distribution of 0.21–0.43 eV was extracted over the temperature range of 25–175 °C. The  $D_{it}$  extracted from the conductance method ranges from  $5.6 \times 10^{12}$  to  $8.2 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ , which is higher than the values obtained via the CP method. This expected discrepancy arises because the conductance method extracts the interface states from the entire trench interface, including the p-GaN layer, as well as from the overlapped  $n^+$ -GaN and  $n^-$ -GaN regions, whereas the CP method is highly selective to the traps located specifically in the actively switched p-GaN channel region.

To contextualize these findings, Table I compares the room-temperature  $D_{it}$  values extracted from various  $\text{Al}_2\text{O}_3/\text{GaN}$  MOSCAP and trench MOSFET structures reported in the literature.<sup>5,12,33–35</sup> The reported  $D_{it}$  for these gate structures generally ranges from  $\sim 1 \times 10^{12}$  to  $2 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ . This demonstrates that the interface quality achieved in our work ( $\sim 1 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ ) is at a highly comparable and competitive level with recent state-of-the-art reports.

To mitigate the critical challenges posed by interface and border traps, several advanced processing strategies have been demonstrated in recent literature. For the suppression of interface traps, effective approaches include: (1) adopting alternative gate dielectric stacks, such as  $\text{AlSiO}_2$ ,<sup>36,37</sup>  $\text{AlON}$ ,<sup>38</sup>  $\text{SiO}_2$ ,<sup>39</sup> or incorporating a thin  $\text{AlN}$  insertion layer.<sup>40</sup> With such gate stack modifications, the interface trap density has been successfully reduced to the order of  $\sim 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ ; (2) performing appropriate pretreatment prior to gate stack deposition, such as buffered oxide etchant (BOE) cleaning and  $(\text{NH}_4)_2\text{S}$  passivation;<sup>4</sup> and (3) applying post-deposition annealing (PDA) after gate dielectric deposition to heal interface defects.<sup>41,42</sup>

Similarly, several methods have been reported to successfully reduce border traps. One prominent approach utilizes  $\text{NH}_3/\text{Ar}/\text{N}_2$  remote plasma treatments prior to gate stack deposition. In this process,  $\text{NH}_3/\text{Ar}$  is used to remove native oxide, while  $\text{N}_2$  plasma passivates Ga dangling bonds, compensates for potential nitrogen vacancies ( $V_N$ ), and facilitates the formation of a high-quality  $\text{AlN}$  interfacial layer.<sup>43</sup> Another reported method involves the deposition of a crystalline-like thin  $\text{GaO}_x$  layer via ALD prior to primary gate



**FIG. 8.** (a) Temperature-dependent CP currents under varied pulse fall times at 10 Hz and 1 kHz and (b) extracted interface (1 kHz) and border trap (10 Hz) distributions.




FIG. 9. Parallel conductance as a function of radial frequency under selected voltages at (a) 25 and (b) 175 °C. (c) Comparison of energy distributions extracted by conductance methods and by charge pumping methods.

TABLE I. Comparison of  $D_{it}$  values with other  $\text{Al}_2\text{O}_3/\text{GaN}$  gate structures.

Paper	Device	Substrate	Pretreatment	$\text{Al}_2\text{O}_3$ thickness (nm)	Density of interface states ( $\text{cm}^{-2} \text{eV}^{-1}$ )
Zhu <i>et al.</i> <sup>33</sup>	n-GaN MOSCAPs	GaN	$(\text{NH}_4)_2\text{S}$ and PEALD $\text{GaO}_x$	25	$\sim 1 \times 10^{12}$ [w/o $(\text{NH}_4)_2\text{S}$ and $\text{GaO}_x$ ] $\sim 8 \times 10^{10}$ [w/ $(\text{NH}_4)_2\text{S}$ and $\text{GaO}_x$ ]
Zagni <i>et al.</i> <sup>5</sup>	n-GaN MOSCAPs	Sapphire	$\text{NH}_3$ plasma	25	$\sim 2 \times 10^{13}$
Taoka <i>et al.</i> <sup>34</sup>	n-GaN MOSCAPs	Sapphire	HCl	20	$\sim 2 \times 10^{12}$
Sang <i>et al.</i> <sup>35</sup>	p-GaN MOSCAPs	Sapphire and GaN	$(\text{NH}_4)_2\text{S}$	20	$\sim 7 \times 10^{12}$ (on sapphire) $\sim 2 \times 10^{12}$ (on bulk GaN)
Mukherjee <i>et al.</i> <sup>12</sup>	Trench MOSFETs	Si	...	35	$\sim 5 \times 10^{12}$
This work	Trench MOSFETs	Sapphire	Piranha and BOE	50	$\sim 1 \times 10^{12}$

stack deposition, which effectively suppresses the border trap formation.<sup>33</sup>

In summary, this work presents the first application of the charge pumping method to quantitatively isolate both oxide traps and interface states in GaN trench MOSFETs. By employing frequency-dependent measurements, we have successfully extracted the density and depth profile of deep oxide traps ( $7.28 \times 10^{12} \text{ cm}^{-2}$ ). The distinct spatial profile derived from this technique links the origin of the  $V_{th}$  shift to the formation of amorphous Ga–O–Al bonds during the initial atomic layer deposition of the oxygen-based gate dielectric.

Furthermore, pulse fall-time-dependent CP measurements at elevated temperatures allowed for the precise extraction of a broad energy level distribution, distinguishing these slow-emitting border traps from the shallower interface states responsible for the observed DC hysteresis. A temperature-dependent conductance method is conducted to comprehensively characterize the interface traps. Ultimately, this work clarifies the physical origin of threshold voltage instability in GaN trench MOSFETs and establishes a powerful diagnostic tool to directly guide the optimization of gate dielectrics in next-generation high-power electronics.

This work was supported in part by the National Natural Science Foundation of China under Grant No. 62204087, the Department of Science and Technology of Guangdong Province, China, under Grant No. 2023A1515011054, the Innovation and Technology Fund of Hong Kong under Grant No. GHP/014/21GD, the Innovation and Technology Fund of Hong Kong under the Shenzhen–Hong Kong Technology Cooperation Funding Scheme under Grant No. GHP/214/23SZ, and the Innovation and Technology Fund of Hong Kong under the Midstream Research Program under Grant No. MRP/039/21.

The authors acknowledge the support from the Micro & Nano Electronics Platform (MNEP) of South China University of Technology for the device characterization.

## AUTHOR DECLARATIONS

### Conflict of Interest

The authors have no conflicts to disclose.

### Author Contributions

**Haowen Luo:** Conceptualization (equal); Data curation (equal); Investigation (lead); Methodology (lead); Writing – original draft (lead). **Renqiang Zhu:** Conceptualization (equal); Methodology (equal); Validation (equal). **Xuancong Fan:** Data curation (equal); Writing – review & editing (equal). **Wen Yang:** Methodology (supporting); Writing – review & editing (supporting). **Kei May Lau:** Funding acquisition (equal); Resources (equal); Supervision (equal); Writing – review & editing (equal). **Huaxing Jiang:** Funding acquisition (equal); Resources (equal); Supervision (equal); Writing – review & editing (equal).

### DATA AVAILABILITY

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

## REFERENCES

- H. Fu, K. Fu, S. Chowdhury, T. Palacios, and Y. Zhao, “Vertical GaN power devices: Device principles and fabrication technologies—Part II,” *IEEE Trans. Electron Devices* **68**(7), 3212–3222 (2021).
- C. Gupta and S. S. Pasayat, “Vertical GaN and vertical Ga<sub>2</sub>O<sub>3</sub> power transistors: Status and challenges,” *Phys. Status Solidi A* **219**(7), 2100659 (2022).
- T. Narita, D. Kikuta, K. Ito, T. Shoji, T. Mori, S. Yamaguchi, Y. Kimoto, K. Tomita, M. Kanechika, T. Kondo, T. Uesugi, J. Kojima, J. Suda, Y. Nagasato, S. Ikeda, H. Watanabe, M. Kosaki, and T. Oka, “Reliability issues of gate oxides and p-n junctions for vertical GaN metal–oxide–semiconductor field-effect transistors (Invited),” in *IEEE International Reliability Physics Symposium (IRPS)* (IEEE, Monterey, CA, 2023), pp. 1–10.
- B. Ren, M. Sumiya, M. Liao, Y. Koide, X. Liu, Y. Shen, and L. Sang, “Interface trap characterization of Al<sub>2</sub>O<sub>3</sub>/GaN vertical-type MOS capacitors on GaN substrate with surface treatments,” *J. Alloys Compd.* **767**, 600–605 (2018).
- N. Zagni, M. Fregolent, G. Verzellesi, A. Marcuzzi, C. De Santi, G. Meneghesso, E. Zanoni, E. B. Treidel, E. Brusaterra, F. Brunner, O. Hilt, M. Meneghini, and P. Pavan, “Correlating interface and border traps with distinctive features of C–V curves in vertical Al<sub>2</sub>O<sub>3</sub>/GaN MOS capacitors,” *IEEE Trans. Electron Devices* **71**(3), 1561–1566 (2024).
- D. Bisi, S. H. Chan, X. Liu, R. Yeluri, S. Keller, M. Meneghini, G. Meneghesso, E. Zanoni, and U. K. Mishra, “On trapping mechanisms at oxide-traps in Al<sub>2</sub>O<sub>3</sub>/GaN metal-oxide-semiconductor capacitors,” *Appl. Phys. Lett.* **108**(11), 112104 (2016).
- Y. Ichikawa, K. Ueno, T. Kondo, R. Tanaka, S. Takashima, and J. Suda, “Suppression of threshold voltage shift due to positive bias stress in GaN planar MOSFETs by post-deposition annealing,” *Jpn. J. Appl. Phys., Part 1* **63**(2), 02SP31 (2024).
- D. Kikuta, K. Ito, T. Narita, and T. Kachi, “Highly reliable AlSiO gate oxides formed through post-deposition annealing for GaN-based MOS devices,” *Appl. Phys. Express* **13**(2), 026504 (2020).
- M. Fregolent, F. Bergamin, D. Favero, C. De Santi, A. Cester, C. Huber, G. Meneghesso, E. Zanoni, and M. Meneghini, “OFF-state breakdown and threshold voltage stability of vertical GaN-on-Si trench MOSFETs,” *Microelectron. Reliab.* **169**, 115716 (2025).
- M. Fregolent, A. Del Fiol, C. De Santi, C. Huber, G. Meneghesso, E. Zanoni, and M. Meneghini, “Threshold voltage instability in SiO<sub>2</sub>-gate semi-vertical GaN trench MOSFETs grown on silicon substrate,” *Microelectron. Reliab.* **150**, 115130 (2023).
- D. Favero, A. Cavaliere, C. De Santi, M. Borga, W. G. Filho, K. Geens, B. Bakeroot, S. Decoutere, G. Meneghesso, E. Zanoni, and M. Meneghini, “High-temperature PBTTI in trench-gate vertical GaN power MOSFETs: Role of border and semiconductor traps,” in *IEEE International Reliability Physics Symposium (IRPS)* (IEEE, Monterey, CA, 2023), pp. 1–6.
- K. Mukherjee, M. Borga, M. Ruzzarin, C. De Santi, S. Stoffels, S. You, K. Geens, H. Liang, S. Decoutere, G. Meneghesso, E. Zanoni, and M. Meneghini, “Analysis of threshold voltage instabilities in semi-vertical GaN-on-Si FETs,” *Appl. Phys. Express* **13**(2), 024004 (2020).
- H. Jiang, C. Liu, Y. Chen, X. Lu, C. W. Tang, and K. M. Lau, “Investigation of *in situ* SiN as gate dielectric and surface passivation for GaN MISHEMTs,” *IEEE Trans. Electron Devices* **64**(3), 832–839 (2017).
- Z. Wang, H. Wu, H. Li, J. Yang, F. C. C. Ling, and L. Wang, “A practical guide to electrical characterization of interface states: Case studies on SiC and GaN,” *Mater. Sci. Semicond. Process.* **201**, 110050 (2026).
- G. Groeseneken, H. E. Maes, N. Beltran, and R. F. De Keersmaecker, “A reliable approach to charge-pumping measurements in MOS transistors,” *IEEE Trans. Electron Devices* **31**(1), 42–53 (1984).
- W. Vandendaele, S. Martin, M.-A. Jaud, A. Krakovinsky, L. Vauche, C. Le Royer, J. Biscarrat, A. G. Vieu, R. Gwozdzicki, R. Modica, F. Iucolano, M. Plissonnier, and F. Gaillard, “A novel insight on interface traps density (Dit) extraction in GaN-on-Si MOS-c HEMTs,” in *IEEE International Electron Devices Meeting (IEDM)* (IEEE, San Francisco, CA, 2020), pp. 23.5.1–23.5.4.
- S. Jakschik, A. Avellan, U. Schroeder, and J. W. Bartha, “Influence of Al<sub>2</sub>O<sub>3</sub> dielectrics on the trap-depth profiles in MOS devices investigated by the charge-pumping method,” *IEEE Trans. Electron Devices* **51**(12), 2252–2255 (2004).
- A. Salinaro, G. Pobegen, T. Aichinger, B. Zippelius, D. Peters, P. Friedrichs, and L. Frey, “Charge pumping measurements on differently passivated lateral 4H-SiC MOSFETs,” *IEEE Trans. Electron Devices* **62**(1), 155–163 (2015).
- R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, “Effects of p-GaN body doping concentration on the ON-state performance of vertical GaN trench MOSFETs,” *IEEE Electron Device Lett.* **42**(7), 970–973 (2021).
- S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. (Wiley, 2007), pp. 312–320.
- C. R. Viswanathan and V. R. Rao, “Application of charge pumping technique for sub-micron MOSFET characterization,” *Microelectron. Eng.* **40**(3–4), 131–146 (1998).
- B. Djeddar, A. Smatti, and S. Oussalah, “A new oxide-trap based on charge-pumping (OTCP) extraction method for irradiated MOSFET devices: Part II (low frequencies),” *IEEE Trans. Nucl. Sci.* **51**(4), 1732–1736 (2004).
- F. P. Heiman and G. Warfield, “The effects of oxide traps on the MOS capacitance,” *IEEE Trans. Electron Devices* **12**(4), 167–178 (1965).
- Q.-S. Zhu, H. Nagai, Y. Kawaguchi, K. Hiramoto, and N. Sawaki, “Effect of thermal annealing on hole trap levels in Mg-doped GaN grown by metalorganic vapor phase epitaxy,” *J. Vac. Sci. Technol., A* **18**(1), 261–267 (2000).
- S. F. Chichibu, K. Shima, K. Kojima, S. Takashima, M. Edo, K. Ueno, S. Ishibashi, and A. Uedono, “Large electron capture-cross-section of the major nonradiative recombination centers in Mg-doped GaN epilayers grown on a GaN substrate,” *Appl. Phys. Lett.* **112**(21), 211901 (2018).
- R. Hentschel, A. Wachowiak, A. Großer, S. Kotzea, A. Debald, H. Kalisch, A. Vescan, A. Jahn, S. Schmult, and T. Mikolajick, “Extraction of the active acceptor concentration in (pseudo-) vertical GaN MOSFETs using the body-bias effect,” *Microelectron. J.* **91**, 42–45 (2019).

- <sup>27</sup>C.-Y. Lu, K.-S. Chang-Liao, P.-H. Tsai, and T.-K. Wang, "Depth profiling of border traps in MOSFET with high-k gate dielectric by charge-pumping technique," *IEEE Electron Device Lett.* **27**(10), 859–862 (2006).
- <sup>28</sup>R. Zhu, H. Jiang, C. W. Tang, and K. M. Lau, "Enhancing ON- and OFF-state performance of quasi-vertical GaN trench MOSFETs on sapphire with reduced interface charges and a thick bottom dielectric," *IEEE Electron Device Lett.* **43**(3), 346–349 (2022).
- <sup>29</sup>M. Hara, T. Nabatame, Y. Irokawa, T. Sawada, M. Miyamoto, H. Miura, T. Kimoto, and Y. Koide, "A three-step surface treatment and its impacts on electrical properties of c- and m-face GaN/Al<sub>2</sub>O<sub>3</sub> MOS structures," *Mater. Sci. Semicond. Process.* **196**, 109606 (2025).
- <sup>30</sup>S. R. Stein, J. Kim, S. Das, D. J. Lichtenwalner, and S. Ryu, "Characterization of interface trap density in SiC MOSFETs subjected to high voltage gate stress," in *IEEE International Reliability Physics Symposium (IRPS)* (IEEE, Grapevine, TX, 2024), pp. 1–5.
- <sup>31</sup>D. Okamoto, H. Yano, T. Hatayama, Y. Uraoka, and T. Fuyuki, "Analysis of anomalous charge-pumping characteristics on 4H-SiC MOSFETs," *IEEE Trans. Electron Devices* **55**(8), 2013–2020 (2008).
- <sup>32</sup>M. Rana Sk, A. Senapati, G. Kumar, Y. Raffel, K. Seidel, A. Das, A. Paul, M. Lederer, C. Cheng Chen, A. Padovani, B. Chakrabarti, and S. De, "Trapping dynamics and endurance in HfO<sub>2</sub>-FeFETs: An insight from charge pumping," *IEEE Electron Device Lett.* **46**(11), 2014–2017 (2025).
- <sup>33</sup>R. Zhu, J. Lin, H. Gu, L. Chen, B. Zhang, H. Liu, and X. Liu, "Vertical Al<sub>2</sub>O<sub>3</sub>/GaN MOS capacitors with PEALD-GaO<sub>x</sub> interlayer passivation," *Appl. Phys. Lett.* **126**(8), 081603 (2025).
- <sup>34</sup>N. Taoka, T. Kubo, T. Yamada, T. Egawa, and M. Shimizu, "Impacts of oxidants in atomic layer deposition method on Al<sub>2</sub>O<sub>3</sub>/GaN interface properties," *Jpn. J. Appl. Phys., Part 1* **57**(1S), 01AD04 (2018).
- <sup>35</sup>L. Sang, B. Ren, T. Nabatame, M. Sumiya, and M. Liao, "Insight into traps at Al<sub>2</sub>O<sub>3</sub>/p-GaN metal-oxide-semiconductor interface fabricated on free-standing GaN substrate," *J. Alloys Compd.* **853**, 157356 (2021).
- <sup>36</sup>C. Gupta, S. H. Chan, A. Agarwal, N. Hatui, S. Keller, and U. K. Mishra, "First demonstration of AlSiO as gate dielectric in GaN FETs; applied to a high performance OG-FET," *IEEE Electron Device Lett.* **38**(11), 1575–1578 (2017).
- <sup>37</sup>S. H. Chan, M. Tahhan, X. Liu, D. Bisi, C. Gupta, O. Koksaldi, H. Li, T. Mates, S. P. DenBaars, S. Keller, and U. K. Mishra, "Metalorganic chemical vapor deposition and characterization of (Al,Si)O dielectrics for GaN-based devices," *Jpn. J. Appl. Phys., Part 1* **55**(2), 021501 (2016).
- <sup>38</sup>J. Song, S.-W. Han, H. Luo, J. Rumsey, J. H. Leach, and R. Chu, "Study of interface trap density of AlO<sub>x</sub>N<sub>y</sub>/GaN MOS structures," *Appl. Phys. Lett.* **119**(12), 122105 (2021).
- <sup>39</sup>H. Mizobata, M. Nozaki, T. Kobayashi, T. Shimura, and H. Watanabe, "Passivation of hole traps in SiO<sub>2</sub>/GaN metal-oxide-semiconductor devices by high-density magnesium doping," *Appl. Phys. Express* **16**(10), 105501 (2023).
- <sup>40</sup>M. Kanechika, K. Ito, T. Narita, K. Tomita, S. Iwasaki, D. Kikuta, and T. Kachi, "A high channel mobility and a normally-off operation of a vertical GaN metal-oxide-semiconductor field-effect transistors using an AlSiO/AlN gate stack structure on *m*-plane trench sidewall," *Phys. Status Solidi RRL* **18**(11), 2400010 (2024).
- <sup>41</sup>T. Yamada, K. Watanabe, M. Nozaki, H. Yamada, T. Takahashi, M. Shimizu, A. Yoshigoe, T. Hosoi, T. Shimura, and H. Watanabe, "Control of Ga-oxide interlayer growth and Ga diffusion in SiO<sub>2</sub>/GaN stacks for high-quality GaN-based metal-oxide-semiconductor devices with improved gate dielectric reliability," *Appl. Phys. Express* **11**(1), 015701 (2018).
- <sup>42</sup>Y. Fujimoto, M. Uenuma, T. Nakamura, M. Furukawa, Y. Ishikawa, and Y. Uraoka, "Physical and electrical properties of ALD-Al<sub>2</sub>O<sub>3</sub>/GaN MOS capacitor annealed with high pressure water vapor," *Jpn. J. Appl. Phys., Part 1* **58**(4), 040902 (2019).
- <sup>43</sup>S. Liu, S. Yang, Z. Tang, Q. Jiang, C. Liu, M. Wang, B. Shen, and K. J. Chen, "Interface/border trap characterization of Al<sub>2</sub>O<sub>3</sub>/AlN/GaN metal-oxide-semiconductor structures with an AlN interfacial layer," *Appl. Phys. Lett.* **106**(5), 051605 (2015).